Click here for EDACafe
Search:
Click here for IBSystems
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Interviews | Forums | News | Resources |
  Check Email | Submit Material | Universities | Books | Events | Advertise | PCBCafe| Subscription | techjobscafe |  ItZnewz  |
Synopsys
http://www.mentor.com/products/ic_nanometer_design/
Stone Pillar  Technologies
 EDACafe  EDA Portal, EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups, Electronic Design Automation.

BYO Solutions had launched a new tool for IC design verification.

Santa Clara, California - January 17, 2005- BYO Solutions, Inc., announced today that the new tool BYO solutions had build is to help shorter design cycle by automating portions of the ASIC to FPGA prototyping processing for IC design verification to meet the critical time-to-market. The tool “Partition-Pro” partition the big ASIC design in RTL description across multiple FPGA s automatically. The process is fast (short run time), flexible( user constraint driven, easy to use), and quality (efficient FPGA usage, higher performance).

“I am confident that our tool, Partition-Pro will shorten the design cycle time. It helps to build a good quality FPGA prototyping. A good quality FPGA prototyping means bug free, no re-spin. It saves time and save money. It will be very useful when quick time-to-market is critical, even thought it is a relative small EDA tool.” said Daniel Day, president, BYO solutions inc. “A six month free trial is available during the product announcement period. I want all of ASIC designers, verification engineers have the chances to try Partition-Pro to see the benefits they can get, to enjoy the real engineering work without the tedious, time consuming partition work of the old day. A best quality multiple FPGAs prototyping can be much easier made. Best of all the software team can start the developing, testing and debugging the software by using this quality prototyping before the tape-out.” Daniel added.

About BYO Solutions,Inc.
BYO Solutions, Inc. is an Electronic Design Automation (EDA) company providing a great Partition tool for new SOC product developers or IC designers in the medium size to biggest size FPGA industry and also ASIC prototyping and verification industries.. Located at 3375 Scott Blvd. #400, Santa Clara, CA 95054 (www.byo-solutions.com).

Byo basically are focus on FPGA based prototyping automation tool. It’s mission is to bring a set of software that will automate "FPGA based prototyping" processing. Since the market demands a multifaceted drive for greater speed (speed to the market, more rapid product design), so we want to provide several important differential advantages for designer using Field Programmable Gate Array (FPGA) and helping them simplify the design effort and reduce development costs and shorten time to the markets.

Contact byo-solutions, Inc.
408-969-0068
info@byo-solutions.com


Cadence
Cadence
Synopsys
See Nassda at DATE 05 stand C4000


Click here for Internet Business Systems Copyright 1994 - 2005, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  TechJobsCafe  GISCafe  MCADCafe  NanoTechCafe  PCBCafe  
  Privacy Policy